# LM2524D/LM3524D Regulating Pulse Width Modulator 

## FEATURES

- Fully Interchangeable With Standard LM3524 Family
- $\pm 1 \%$ Precision 5V Reference With Thermal Shut-Down
- Output Current to 200 mA DC
- 60V Output Capability
- Wide Common Mode Input Range for ErrorAmp
- One Pulse per Period (Noise Suppression)
- Improved Max. Duty Cycle at High Frequencies
- Double Pulse Suppression
- Synchronize Through Pin 3


## DESCRIPTION

The LM3524D family is an improved version of the industry standard LM3524. It has improved specifications and additional features yet is pin for pin compatible with existing 3524 families. New features reduce the need for additional external circuitry often required in the original version.

The LM3524D has a $\pm 1 \%$ precision 5 V reference. The current carrying capability of the output drive transistors has been raised to 200 mA while reducing $\mathrm{V}_{\text {CEsat }}$ and increasing $\mathrm{V}_{\mathrm{CE}}$ breakdown to 60 V . The common mode voltage range of the error-amp has been raised to 5.5 V to eliminate the need for a resistive divider from the 5 V reference.
In the LM3524D the circuit bias line has been isolated from the shut-down pin. This prevents the oscillator pulse amplitude and frequency from being disturbed by shut-down. Also at high frequencies ( $\simeq 300 \mathrm{kHz}$ ) the max. duty cycle per output has been improved to $44 \%$ compared to $35 \%$ max. duty cycle in other 3524s.

In addition, the LM3524D can now be synchronized externally, through pin 3. Also a latch has been added to insure one pulse per period even in noisy environments. The LM3524D includes double pulse suppression logic that insures when a shut-down condition is removed the state of the T-flip-flop will change only after the first clock pulse has arrived. This feature prevents the same output from being pulsed twice in a row, thus reducing the possibility of core saturation in push-pull designs.

## Connection Diagram



Figure 1. Top View See Package Number NFG See Package Number D

[^0]
## Block Diagram



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## Absolute Maximum Ratings ${ }^{(1)(2)}$

| Supply Voltage |  | 40V |
| :---: | :---: | :---: |
| Collector Supply Voltage | LM2524D | 55 V |
|  | LM3524D | 40V |
| Output Current DC (each) |  | 200 mA |
| Oscillator Charging Current (Pin 7) |  | 5 mA |
| Internal Power Dissipation |  | 1W |
| Operating Junction Temperature Range ${ }^{(3)}$ | LM2524D | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | LM3524D | $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature |  | $150^{\circ}$ |
| Storage Temperature Range |  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering 4 sec.$)$ | NFG, D Pkg. | $260^{\circ} \mathrm{C}$ |

(1) Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
(3) For operation at elevated temperatures, devices in the NFG package must be derated based on a thermal resistance of $86^{\circ} \mathrm{C} / \mathrm{W}$, junction to ambient. Devices in the D package must be derated at $125^{\circ} \mathrm{C} / \mathrm{W}$, junction to ambient.

## Electrical Characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions | LM2524D |  |  | LM3524D |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Tested Limit ${ }^{(2)}$ | Design <br> $\operatorname{Limit}^{(3)}$ | Typ | Tested Limit ${ }^{(2)}$ | Design <br> $\operatorname{Limit}^{(3)}$ |  |
| REFERENCE SECTION |  |  |  |  |  |  |  |  |  |
| $V_{\text {REF }}$ | Output Voltage |  | 5 | 4.85 | 4.80 | 5 | 4.75 |  | $\mathrm{V}_{\text {Min }}$ |
|  |  |  |  | 5.15 | 5.20 |  | 5.25 |  | $\mathrm{V}_{\text {Max }}$ |
| $V_{\text {RLine }}$ | Line Regulation | $\mathrm{V}_{\mathrm{IN}}=8 \mathrm{~V}$ to 40 V | 10 | 15 | 30 | 10 | 25 | 50 | $m V_{\text {Max }}$ |
| $V_{\text {RLoad }}$ | Load Regulation | $\mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA}$ to 20 mA | 10 | 15 | 25 | 10 | 25 | 50 | $m V_{\text {Max }}$ |
| $\Delta \mathrm{V}_{\mathrm{IN}} / \Delta \mathrm{V}_{\text {REF }}$ | Ripple Rejection | $\mathrm{f}=120 \mathrm{~Hz}$ | 66 |  |  | 66 |  |  | dB |
| los | Short Circuit Current | $\mathrm{V}_{\text {REF }}=0$ |  | 25 |  |  | 25 |  | mA Min |
|  |  |  | 50 |  |  | 50 |  |  |  |
|  |  |  |  | 180 |  |  | 200 |  | mA Max |
| $\mathrm{N}_{\mathrm{O}}$ | Output Noise | $10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}$ | 40 |  | 100 | 40 |  | 100 | $\mu \mathrm{V}_{\text {rms }}$ Max |
|  | Long Term Stability | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | 20 |  |  | 20 |  |  | $\mathrm{mV} / \mathrm{kHr}$ |
| OSCILLATOR SECTION |  |  |  |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{OSC}}$ | Max. Freq. | $\mathrm{R}_{\mathrm{T}}=1 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.001 \mu \mathrm{~F}^{(4)}$ | 550 |  | 500 | 350 |  |  | $\mathrm{kHz}_{\text {Min }}$ |
| fosc | Initial Accuracy | $\mathrm{R}_{\mathrm{T}}=5.6 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F}^{(4)}$ |  | 17.5 |  |  | 17.5 |  | $\mathrm{kHz}_{\text {Min }}$ |
|  |  |  | 20 |  |  | 20 |  |  |  |
|  |  |  |  | 22.5 |  |  | 22.5 |  | $\mathrm{kHz}_{\text {Max }}$ |
|  |  | $\mathrm{R}_{\mathrm{T}}=2.7 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F}^{(4)}$ |  | 34 |  |  | 30 |  | $\mathrm{kHz}_{\text {Min }}$ |
|  |  |  | 38 |  |  | 38 |  |  |  |
|  |  |  |  | 42 |  |  | 46 |  | $\mathrm{kHz}_{\text {Max }}$ |

[^1]
## Electrical Characteristics ${ }^{(1)}$ (continued)

| Symbol | Parameter | Conditions | LM2524D |  |  | LM3524D |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Tested Limit ${ }^{(2)}$ | Design <br> $\operatorname{Limit}^{(3)}$ | Typ | Tested Limit ${ }^{(2)}$ | Design <br> Limit ${ }^{(3)}$ |  |
| $\Delta \mathrm{f}_{\text {OSC }}$ | Freq. Change with $\mathrm{V}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{IN}}=8$ to 40 V | 0.5 | 1 |  | 0.5 | 1.0 |  | \% Max |
| $\Delta \mathrm{f}_{\text {OSC }}$ | Freq. Change with Temp. | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \text { at } 20 \mathrm{kHz} \mathrm{R}_{\mathrm{T}}=5.6 \mathrm{k}, \\ & \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F} \end{aligned}$ | 5 |  |  | 5 |  |  | \% |
| Vosc | Output Amplitude (Pin 3) (5) | $\mathrm{R}_{\mathrm{T}}=5.6 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F}$ | 3 | 2.4 |  | 3 | 2.4 |  | $\mathrm{V}_{\text {Min }}$ |
| tpw | Output Pulse Width (Pin 3) | $\mathrm{R}_{\mathrm{T}}=5.6 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F}$ | 0.5 | 1.5 |  | 0.5 | 1.5 |  | $\mu \mathrm{S}_{\text {Max }}$ |
|  | Sawtooth Peak Voltage | $\mathrm{R}_{\mathrm{T}}=5.6 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F}$ | 3.4 | 3.6 | 3.8 |  | 3.8 |  | $\mathrm{V}_{\text {Max }}$ |
|  | Sawtooth Valley Voltage | $\mathrm{R}_{\mathrm{T}}=5.6 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F}$ | 1.1 | 0.8 | 0.6 |  | 0.6 |  | $\mathrm{V}_{\text {Min }}$ |
| ERROR-AMP SECTION |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{10}$ | Input Offset Voltage | $\mathrm{V}_{\text {CM }}=2.5 \mathrm{~V}$ | 2 | 8 | 10 | 2 | 10 |  | $m V_{\text {Max }}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $\mathrm{V}_{\text {CM }}=2.5 \mathrm{~V}$ | 1 | 8 | 10 | 1 | 10 |  | $\mu \mathrm{A}_{\text {Max }}$ |
| $\mathrm{I}_{10}$ | Input Offset Current | $V_{\text {CM }}=2.5 \mathrm{~V}$ | 0.5 | 1.0 | 1 | 0.5 | 1 |  | $\mu A_{\text {Max }}$ |
| $\mathrm{I}_{\text {cosi }}$ | Compensation Current (Sink) | $\mathrm{V}_{\mathrm{IN}(\mathrm{I})}-\mathrm{V}_{\mathrm{IN}(\mathrm{NI})}=150 \mathrm{mV}$ |  | 65 |  |  | 65 |  | $\mu \mathrm{A}_{\text {Min }}$ |
|  |  |  | 95 |  |  | 95 |  |  |  |
|  |  |  |  | 125 |  |  | 125 |  | $\mu \mathrm{A}_{\text {Max }}$ |
| $\mathrm{I}_{\text {coso }}$ | Compensation Current (Source) | $\mathrm{V}_{\operatorname{IN}(\mathrm{N})}-\mathrm{V}_{\operatorname{IN}(\mathrm{I})}=150 \mathrm{mV}$ |  | -125 |  |  | -125 |  | $\mu \mathrm{A}_{\text {Min }}$ |
|  |  |  | -95 |  |  | -95 |  |  |  |
|  |  |  |  | -65 |  |  | -65 |  | $\mu \mathrm{A}_{\text {Max }}$ |
| Avol | Open Loop Gain | $\mathrm{R}_{\mathrm{L}}=\infty, \mathrm{V}_{\mathrm{CM}}=2.5 \mathrm{~V}$ | 80 | 74 | 60 | 80 | 70 | 60 | $\mathrm{dB}_{\text {Min }}$ |
| VCMR | Common Mode Input Voltage Range |  |  | 1.5 | 1.4 |  | 1.5 |  | $\mathrm{V}_{\text {Min }}$ |
|  |  |  |  | 5.5 | 5.4 |  | 5.5 |  | $\mathrm{V}_{\text {Max }}$ |
| CMRR | Common Mode Rejection Ratio |  | 90 | 80 |  | 90 | 80 |  | $\mathrm{dB}_{\text {Min }}$ |
| $\mathrm{G}_{\mathrm{BW}}$ | Unity Gain Bandwidth | $\mathrm{A}_{\mathrm{VOL}}=0 \mathrm{~dB}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}$ | 3 |  |  | 2 |  |  | MHz |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=\infty$ |  | 0.5 |  |  | 0.5 |  | $\mathrm{V}_{\text {Min }}$ |
|  |  |  |  | 5.5 |  |  | 5.5 |  | $\mathrm{V}_{\text {Max }}$ |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\text {IN }}=8$ to 40 V | 80 |  | 70 | 80 | 65 |  | $\mathrm{db}_{\text {Min }}$ |
| COMPARATOR SECTION |  |  |  |  |  |  |  |  |  |
| ton/tosc | Minimum Duty Cycle | $\begin{aligned} & \text { Pin } 9=0.8 \mathrm{~V}, \\ & {\left[\mathrm{R}_{\mathrm{T}}=5.6 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F}\right]} \end{aligned}$ | 0 | 0 |  | 0 | 0 |  | \% ${ }_{\text {Max }}$ |
| ton/tosc | Maximum Duty Cycle | $\begin{aligned} & \text { Pin } 9=3.9 \mathrm{~V}, \\ & {\left[\mathrm{R}_{T}=5.6 \mathrm{k}, \mathrm{C}_{T}=0.01 \mu \mathrm{~F}\right]} \end{aligned}$ | 49 | 45 |  | 49 | 45 |  | \%Min |
| ton/tosc | Maximum Duty Cycle | $\begin{aligned} & \operatorname{Pin} 9=3.9 \mathrm{~V}, \\ & {\left[\mathrm{R}_{\mathrm{T}}=1 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.001 \mu \mathrm{~F}\right]} \end{aligned}$ | 44 | 35 |  | 44 | 35 |  | \%Min |
| $\mathrm{V}_{\text {COMPZ }}$ | Input Threshold | Zero Duty Cycle | 1 |  |  | 1 |  |  | V |
|  | (Pin 9) |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {COMPM }}$ | Input Threshold (Pin 9) | Maximum Duty Cycle | 3.5 |  |  | 3.5 |  |  | V |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | -1 |  |  | -1 |  |  | $\mu \mathrm{A}$ |
| CURRENT LIMIT SECTION |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {SEN }}$ | Sense Voltage | $\mathrm{V}_{(\text {Pin } 2)}-\mathrm{V}_{(\text {Pin 1) }} \geq 150 \mathrm{mV}$ |  | 180 |  |  | 180 |  | $\mathrm{mV}_{\text {Min }}$ |
|  |  |  | 200 |  |  | 200 |  |  |  |
|  |  |  |  | 220 |  |  | 220 |  | $\mathrm{mV}_{\text {Max }}$ |
| TC-V ${ }_{\text {sense }}$ | Sense Voltage T.C. |  | 0.2 |  |  | 0.2 |  |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
|  | Common Mode Voltage Range | $\mathrm{V}_{5}-\mathrm{V}_{4}=300 \mathrm{mV}$ | -0.7 |  |  | -0.7 |  |  | $\mathrm{V}_{\text {Min }}$ |
|  |  |  | 1 |  |  | 1 |  |  | $\mathrm{V}_{\text {Max }}$ |

(5) OSC amplitude is measured open circuit. Available current is limited to 1 mA so care must be exercised to limit capacitive loading of fast pulses.

## Electrical Characteristics ${ }^{(1)}$ (continued)

| Symbol | Parameter | Conditions | LM2524D |  |  | LM3524D |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Tested Limit ${ }^{(2)}$ | Design <br> Limit $^{(3)}$ | Typ | Tested Limit ${ }^{(2)}$ | Design Limit ${ }^{(3)}$ |  |
| SHUT DOWN SECTION |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {SD }}$ | High Input Voltage | $\mathrm{V}_{(\text {Pin } 2)}-\mathrm{V}_{(\text {Pin 1) }} \geq 150 \mathrm{mV}$ | 1 | 0.5 |  | 1 | 0.5 |  | $\mathrm{V}_{\text {Min }}$ |
|  |  |  |  | 1.5 |  |  | 1.5 |  | $\mathrm{V}_{\text {Max }}$ |
| $\mathrm{I}_{\text {SD }}$ | High Input Current | $\mathrm{I}_{(\text {(pin 10) }}$ | 1 |  |  | 1 |  |  | mA |
| OUTPUT SECTION (EACH OUTPUT) |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CES }}$ | Collector Emitter Voltage Breakdown | $\mathrm{I}_{\mathrm{C}} \leq 100 \mu \mathrm{~A}$ |  | 55 |  |  | 40 |  | $\mathrm{V}_{\text {Min }}$ |
| ICES | Collector Leakage Current | $\mathrm{V}_{\mathrm{CE}}=60 \mathrm{~V}$ |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\text {CE }}=55 \mathrm{~V}$ | 0.1 | 50 |  |  |  |  | $\mu \mathrm{A}_{\text {Max }}$ |
|  |  | $\mathrm{V}_{\text {CE }}=40 \mathrm{~V}$ |  |  |  | 0.1 | 50 |  |  |
| $\mathrm{V}_{\text {CESAT }}$ | Saturation Voltage | $\mathrm{I}_{\mathrm{E}}=20 \mathrm{~mA}$ | 0.2 | 0.5 |  | 0.2 | 0.7 |  | $\mathrm{V}_{\text {Max }}$ |
|  |  | $\mathrm{I}_{\mathrm{E}}=200 \mathrm{~mA}$ | 1.5 | 2.2 |  | 1.5 | 2.5 |  |  |
| $\mathrm{V}_{\mathrm{EO}}$ | Emitter Output Voltage | $\mathrm{I}_{\mathrm{E}}=50 \mathrm{~mA}$ | 18 | 17 |  | 18 | 17 |  | $\mathrm{V}_{\text {Min }}$ |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{E}}=-250 \mu \mathrm{~A} \\ & \mathrm{R}_{\mathrm{C}}=2 \mathrm{k} \end{aligned}$ | 200 |  |  | 200 |  |  | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | $\mathrm{R}_{\mathrm{C}}=2 \mathrm{k}$ | 100 |  |  | 100 |  |  | ns |
| SUPPLY CHARACTERISTICS SECTION |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range | After Turn-on |  | 8 |  |  | 8 |  | $\mathrm{V}_{\text {Min }}$ |
|  |  |  |  | 40 |  |  | 40 |  | $\mathrm{V}_{\text {Max }}$ |
| T | Thermal Shutdown Temp. | (6) | 160 |  |  | 160 |  |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{1}$ | Stand By Current | $\mathrm{V}_{\mathrm{IN}}=40 \mathrm{~V}^{(7)}$ | 5 | 10 |  | 5 | 10 |  | mA |

(6) For operation at elevated temperatures, devices in the NFG package must be derated based on a thermal resistance of $86^{\circ} \mathrm{C} / \mathrm{W}$, junction to ambient. Devices in the D package must be derated at $125^{\circ} \mathrm{C} / \mathrm{W}$, junction to ambient.
(7) Pins 1, 4, 7, 8, 11, and 14 are grounded; Pin $2=2 \mathrm{~V}$. All other inputs and outputs open.

## Typical Performance Characteristics



Figure 2.


Figure 4.


Figure 6.

Maximum Average Power Dissipation (NFG, D Packages)


Figure 3.


Figure 5.


Figure 7.

# Typical Performance Characteristics (continued) <br>  <br> Figure 8. <br> Standby Curren vs Temperature <br> $\mathrm{T}_{\mathrm{A}}$ - AMBIENT TEMPERATURE $\left({ }^{\circ} \mathrm{C}\right)$ <br>  <br> Figure 9. 



Figure 10.

## TEST CIRCUIT



## Functional Description

## Internal Voltage Regulator

The LM3524D has an on-chip 5V, 50 mA , short circuit protected voltage regulator. This voltage regulator provides a supply for all internal circuitry of the device and can be used as an external reference.
For input voltages of less than 8 V the 5 V output should be shorted to pin $15, \mathrm{~V}_{\mathrm{IN}}$, which disables the 5 V regulator. With these pins shorted the input voltage must be limited to a maximum of 6 V . If input voltages of $6 \mathrm{~V}-8 \mathrm{~V}$ are to be used, a pre-regulator, as shown in Figure 11, must be added.

${ }^{*}$ Minimum $\mathrm{C}_{\mathrm{O}}$ of $10 \mu \mathrm{~F}$ required for stability.
Figure 11.

## Oscillator

The LM3524D provides a stable on-board oscillator. Its frequency is set by an external resistor, $\mathrm{R}_{\mathrm{T}}$ and capacitor, $\mathrm{C}_{\mathrm{T}}$. A graph of $\mathrm{R}_{\mathrm{T}}, \mathrm{C}_{\mathrm{T}}$ vs oscillator frequency is shown is Figure 12. The oscillator's output provides the signals for triggering an internal flip-flop, which directs the PWM information to the outputs, and a blanking pulse to turn off both outputs during transitions to ensure that cross conduction does not occur. The width of the blanking pulse, or dead time, is controlled by the value of $C_{T}$, as shown in Figure 13. The recommended values of $R_{T}$ are $1.8 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$, and for $\mathrm{C}_{\mathrm{T}}, 0.001 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$.
If two or more LM3524D's must be synchronized together, the easiest method is to interconnect all pin 3 terminals, tie all pin 7's (together) to a single $\mathrm{C}_{\mathrm{T}}$, and leave all pin 6's open except one which is connected to a single $R_{T}$. This method works well unless the LM3524D's are more than 6 " apart.
A second synchronization method is appropriate for any circuit layout. One LM3524D, designated as master, must have its $R_{T} C_{T}$ set for the correct period. The other slave $L M 3524 D(s)$ should each have an $R_{T} C_{T}$ set for a $10 \%$ longer period. All pin 3's must then be interconnected to allow the master to properly reset the slave units.
The oscillator may be synchronized to an external clock source by setting the internal free-running oscillator frequency $10 \%$ slower than the external clock and driving pin 3 with a pulse train (approx. 3 V ) from the clock. Pulse width should be greater than 50 ns to insure full synchronization.


Figure 12.


Figure 13.

## Error Amplifier

The error amplifier is a differential input, transconductance amplifier. Its gain, nominally 86 dB , is set by either feedback or output loading. This output loading can be done with either purely resistive or a combination of resistive and reactive components. A graph of the amplifier's gain vs output load resistance is shown in Figure 14.


Figure 14.
The output of the amplifier, or input to the pulse width modulator, can be overridden easily as its output impedance is very high $\left(Z_{O} \simeq 5 \mathrm{M} \Omega\right)$. For this reason a DC voltage can be applied to pin 9 which will override the error amplifier and force a particular duty cycle to the outputs. An example of this could be a non-regulating motor speed control where a variable voltage was applied to pin 9 to control motor speed. A graph of the output duty cycle vs the voltage on pin 9 is shown in Figure 15.

The duty cycle is calculated as the percentage ratio of each output's ON-time to the oscillator period. Paralleling the outputs doubles the observed duty cycle.


Figure 15.
The amplifier's inputs have a common-mode input range of $1.5 \mathrm{~V}-5.5 \mathrm{~V}$. The on board regulator is useful for biasing the inputs to within this range.

## Current Limiting

The function of the current limit amplifier is to override the error amplifier's output and take control of the pulse width. The output duty cycle drops to about $25 \%$ when a current limit sense voltage of 200 mV is applied between the $+C_{L}$ and $-C_{L}$ sense terminals. Increasing the sense voltage approximately $5 \%$ results in a $0 \%$ output duty cycle. Care should be taken to ensure the -0.7 V to +1.0 V input common-mode range is not exceeded.
In most applications, the current limit sense voltage is produced by a current through a sense resistor. The accuracy of this measurement is limited by the accuracy of the sense resistor, and by a small offset current, typically $100 \mu \mathrm{~A}$, flowing from +CL to -CL .

## Output Stages

The outputs of the LM3524D are NPN transistors, capable of a maximum current of 200 mA . These transistors are driven $180^{\circ}$ out of phase and have non-committed open collectors and emitters as shown in Figure 16.


Figure 16.

## Typical Applications



Figure 17. Positive Regulator, Step-Up Basic Configuration ( $\left.\mathrm{I}_{\mathrm{N}(\mathrm{MAX})}=80 \mathrm{~mA}\right)$
Design Equations
$R_{F}=5 k\left(\frac{V_{0}}{2.5}-1\right)$
$\mathrm{f}_{\mathrm{OSC}} \cong \frac{1}{\mathrm{R}_{\mathrm{T}} \mathrm{C}_{\top}}$
$L 1=\frac{2.5 V_{I N}{ }^{2}\left(V_{0}-V_{I N}\right)}{f_{O S C} l_{0} V_{0}^{2}}$
$C_{0}=\frac{I_{0}\left(V_{0}-V_{I N}\right)}{f_{\text {OSc }} \Delta V_{0} V_{0}}$
$I_{O(M A X)}=I_{I N} \frac{V_{I N}}{V_{0}}$


Figure 18. Positive Regulator, Step-Up Boosted Current Configuration


Figure 19. Positive Regulator, Step-Down Basic Configuration (llin(MAX) $=80 \mathrm{~mA})$

## Design Equations

$R_{F}=5 \mathrm{k} \Omega\left(\frac{\mathrm{V}_{\mathrm{O}}}{2.5}-1\right)$
$R_{C L}=\frac{\begin{array}{c}\text { Current Limit } \\ \text { Sense Volt }\end{array}}{I_{O(M A X)}}$
$f_{O S C} \cong \frac{1}{R_{T} C_{T}}$
$L 1=\frac{2.5 V_{0}\left(V_{I N}-V_{0}\right)}{I_{0} V_{I N} f \text { OSC }}$
$C_{0}=\frac{\left(V_{I N}-V_{0}\right) V_{0} T^{2}}{8 \Delta V_{0} V_{I N} L 1}$
$I_{O(M A X)}=I_{I N} \frac{V_{I N}}{V_{O}}$


Figure 20. Positive Regulator, Step-Down Boosted Current Configuration


Figure 21. Boosted Current Polarity Inverter

## Design Equations

$$
\begin{align*}
& \mathrm{R}_{\mathrm{F}}=5 \mathrm{k}\left(1-\frac{\mathrm{V}_{0}}{2.5}\right) \\
& \mathrm{f}_{\mathrm{OSC}} \cong \frac{1}{\mathrm{R}_{T} \mathrm{C}_{T}} \\
& \mathrm{~L} 1=\frac{2.5 \mathrm{~V}_{\text {IN }} \mathrm{V}_{\mathrm{O}}}{\mathrm{f}_{\mathrm{OSC}}\left(\mathrm{~V}_{\mathrm{O}}+\mathrm{V}_{\text {IN }}\right) \mathrm{I}_{\mathrm{O}}} \\
& \mathrm{C}_{0}=\frac{\mathrm{I}_{0} \mathrm{~V}_{0}}{\Delta \mathrm{~V}_{\mathrm{O}} \mathrm{f}_{\mathrm{OSC}}\left(\mathrm{~V}_{\mathrm{O}}+\mathrm{V}_{\text {IN }}\right)} \tag{3}
\end{align*}
$$

## Basic Switching Regulator Theory and Applications

The basic circuit of a step-down switching regulator circuit is shown in Figure 22, along with a practical circuit design using the LM3524D in Figure 25.


Figure 22. Basic Step-Down Switching Regulator
The circuit works as follows: Q1 is used as a switch, which has ON and OFF times controlled by the pulse width modulator. When Q1 is ON, power is drawn from $\mathrm{V}_{\mathbb{I N}}$ and supplied to the load through $\mathrm{L} 1 ; \mathrm{V}_{\mathrm{A}}$ is at approximately $\mathrm{V}_{\text {IN }}$, D 1 is reverse biased, and $\mathrm{C}_{0}$ is charging. When Q1 turns OFF the inductor L1 will force $\mathrm{V}_{\mathrm{A}}$ negative to keep the current flowing in it, D1 will start conducting and the load current will flow through D1 and L1. The voltage at $\mathrm{V}_{\mathrm{A}}$ is smoothed by the $\mathrm{L} 1, \mathrm{C}_{0}$ filter giving a clean DC output. The current flowing through L 1 is equal to the nominal DC load current plus some $\Delta L_{\llcorner }$which is due to the changing voltage across it. $A$ good rule of thumb is to set $\Delta I_{\text {LP-P }} \simeq 40 \% \times I_{0}$.

L


Figure 23. Relation of Switch Timing to Inductor Current in Step-Down Regulator
From the relation $V_{L}=L \frac{d_{i}}{d_{t}}, \Delta L_{L} \cong \frac{V_{L} T}{L 1}$

$$
\begin{equation*}
\Delta \mathrm{I}_{\mathrm{L}}+=\frac{\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{0}\right) \mathrm{t}_{\mathrm{ON}}}{\mathrm{~L} 1} ; \Delta \mathrm{I}_{\mathrm{L}^{-}}^{-}=\frac{\mathrm{V}_{0} \mathrm{t}_{\mathrm{OFF}}}{\mathrm{~L} 1} \tag{4}
\end{equation*}
$$

Neglecting $\mathrm{V}_{\mathrm{SAT}}, \mathrm{V}_{\mathrm{D}}$, and settling $\Delta \mathrm{I}_{\mathrm{L}^{+}}=\Delta \mathrm{L}^{-}$;

$$
\begin{equation*}
\mathrm{V}_{\mathrm{O}} \cong \mathrm{~V}_{\text {IN }}\left(\frac{\mathrm{t}_{\mathrm{ON}}}{\mathrm{t}_{\text {OFF }}+\mathrm{t}_{\mathrm{ON}}}\right)=\mathrm{v}_{\mathrm{IN}}\left(\frac{\mathrm{t}_{\mathrm{ON}}}{\mathrm{~T}}\right) ; \tag{5}
\end{equation*}
$$

where T = Total Period
The above shows the relation between $\mathrm{V}_{\mathbb{I}}, \mathrm{V}_{\mathrm{o}}$ and duty cycle.

$$
\begin{equation*}
\operatorname{IIN(DC)}=\operatorname{IOUT}(D C)\left(\frac{t_{\text {ON }}}{\mathrm{t}_{\mathrm{ON}}+\mathrm{t}_{\mathrm{OFF}}}\right), \tag{6}
\end{equation*}
$$

as Q1 only conducts during $\mathrm{t}_{\mathrm{ON}}$.

$$
\begin{gather*}
P_{I N}=I_{I N(D C)} V_{I N}=\left(I_{O(D C)}\right)\left(\frac{t_{O N}}{t_{O N}+t_{O F F}}\right) V_{I N} \\
P_{\mathrm{O}}=I_{O} V_{O} \tag{7}
\end{gather*}
$$

The efficiency, $\eta$, of the circuit is:

$$
\begin{align*}
\eta \text { MAX } & =\frac{\mathrm{P}_{0}}{\mathrm{P}_{I N}}=\frac{\mathrm{I}_{0} \mathrm{~V}_{\mathrm{O}}}{\mathrm{I}_{\mathrm{O}} \frac{\left(\mathrm{t}_{\mathrm{ON}}\right)}{\mathrm{T}} \mathrm{~V}_{I N}+\frac{\left(\mathrm{V}_{\mathrm{SAT}} \mathrm{t}_{\mathrm{ON}}+\mathrm{V}_{\mathrm{D} 1} t_{\mathrm{OFF}}\right)}{\mathrm{T}} \mathrm{I}_{\mathrm{O}}} \\
& =\frac{\mathrm{V}_{0}}{\mathrm{~V}_{\mathrm{O}}+1} \text { for } \mathrm{V}_{\mathrm{SAT}}=\mathrm{V}_{\mathrm{D} 1}=1 \mathrm{~V} . \tag{8}
\end{align*}
$$

$\eta$ MAX will be further decreased due to switching losses in Q1. For this reason Q1 should be selected to have the maximum possible $f_{T}$, which implies very fast rise and fall times.

## Calculating Inductor L1

$$
\begin{align*}
& \mathrm{t}_{\mathrm{ON}} \cong \frac{\left(\Delta \mathrm{~L}_{\mathrm{L}}+\right) \times \mathrm{L} 1}{\left(\mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{o}}\right)}, \mathrm{t}_{\text {OFF }}=\frac{\left(\Delta \mathrm{L}_{\mathrm{L}^{-}}\right) \times \mathrm{L}^{1}}{\mathrm{~V}_{\mathrm{O}}} \\
& \mathrm{t}_{\mathrm{ON}}+\mathrm{t}_{\mathrm{OFF}}=\mathrm{T}=\frac{\left(\Delta \mathrm{L}_{\mathrm{L}}+\right) \times \mathrm{L} 1}{\left(\mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{Q}}\right)}+\frac{\left(\Delta \mathrm{L}^{-}\right) \times \mathrm{L}^{-}}{\mathrm{V}_{\mathrm{O}}} \\
& =\frac{0.41_{0} L 1}{\left(V_{I N}-V_{0}\right)}+\frac{0.41_{0} L 1}{V_{0}} \tag{9}
\end{align*}
$$

Since $\Delta \mathrm{I}_{\mathrm{L}}{ }^{+}=\Delta \mathrm{I}_{\mathrm{L}}^{-}=0.4 \mathrm{I}_{\mathrm{O}}$
Solving the above for L 1

$$
\begin{equation*}
\mathrm{L} 1=\frac{2.5 \mathrm{~V}_{\mathrm{o}}\left(\mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{0}\right)}{\mathrm{I}_{\mathrm{O}} \mathrm{~V}_{\mathrm{IN}} \mathrm{f}} \tag{10}
\end{equation*}
$$

where: L1 is in Henrys
f is switching frequency in Hz
Also, see LM1578 data sheet for graphical methods of inductor selection.

## Calculating Output Filter Capacitor $\mathbf{C o}_{0}$

Figure 23 shows L1's current with respect to Q1's $\mathrm{t}_{\mathrm{ON}}$ and $\mathrm{t}_{\text {OFF }}$ times ( $\mathrm{V}_{\mathrm{A}}$ is at the collector of Q1). This curent must flow to the load and $\mathrm{C}_{0}$. $\mathrm{C}_{0}$ 's current will then be the difference between $\mathrm{I}_{\mathrm{L}}$, and $\mathrm{I}_{0}$.

$$
\begin{equation*}
I_{C_{0}}=I_{L}-I_{0} \tag{11}
\end{equation*}
$$

From Figure 23 it can be seen that current will be flowing into $\mathrm{C}_{0}$ for the second half of $\mathrm{t}_{\text {on }}$ through the first half of $\mathrm{t}_{\mathrm{OFF}}$, or a time, $\mathrm{t}_{\mathrm{ON}} / 2+\mathrm{t}_{\mathrm{OFF}} / 2$. The current flowing for this time is $\Delta \mathrm{I}_{\mathrm{L}} / 4$. The resulting $\Delta \mathrm{V}_{\mathrm{c}}$ or $\Delta \mathrm{V}_{0}$ is described by:

$$
\begin{aligned}
\Delta V_{\text {Op-p }} & =\frac{1}{\mathrm{C}} \times \frac{\Delta \mathrm{I}_{\mathrm{L}}}{4} \times\left(\frac{t_{\mathrm{ON}}}{2}+\frac{t_{\mathrm{OFF}}}{2}\right) \\
& =\frac{\Delta \mathrm{I}_{\mathrm{L}}}{4 \mathrm{C}}\left(\frac{t_{\mathrm{ON}}+t_{\mathrm{OFF}}}{2}\right)
\end{aligned}
$$

$$
\text { Since } \Delta \mathrm{I}_{\mathrm{L}}=\frac{\mathrm{V}_{\mathrm{O}}\left(\mathrm{~T}-\mathrm{t}_{\mathrm{ON}}\right)}{\mathrm{L} 1} \text { and } \mathrm{t}_{\mathrm{ON}}=\frac{\mathrm{V}_{\mathrm{o}} \mathrm{~T}}{\mathrm{~V}_{\mathrm{IN}}}
$$

$$
\Delta V_{\text {op-p }}=\frac{V_{0}\left(T-\frac{V_{0} T}{V_{I N}}\right)}{4 C L 1}\left(\frac{T}{2}\right)=\frac{\left(V_{I N}-V_{0}\right) V_{0} T^{2}}{8 V_{I N} C_{0} L 1} \text { or }
$$

$$
C_{o}=\frac{\left(V_{I N}-V_{0}\right) V_{0} T^{2}}{8 \Delta V_{0} V_{I N} L 1}
$$

where: $C$ is in farads, $T$ is $\frac{1}{\text { switching frequency }}$
$\Delta V_{o}$ is p-p output ripple
For best regulation, the inductor's current cannot be allowed to fall to zero. Some minimum load current $\mathrm{I}_{\mathrm{o}}$, and thus inductor current, is required as shown below:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{o}(\mathrm{MIN})}=\frac{\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{0}\right) \mathrm{t}_{\mathrm{ON}}}{2 \mathrm{LL}}=\frac{\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{0}\right) \mathrm{V}_{0}}{2 \mathrm{f}_{\mathrm{IN}} L 1} \tag{13}
\end{equation*}
$$



Figure 24. Inductor Current Slope in Step-Down Regulator

A complete step-down switching regulator schematic, using the LM3524D, is illustrated in Figure 25. Transistors Q1 and Q2 have been added to boost the output to 1A. The 5V regulator of the LM3524D has been divided in half to bias the error amplifier's non-inverting input to within its common-mode range. Since each output transistor is on for half the period, actually $45 \%$, they have been paralleled to allow longer possible duty cycle, up to $90 \%$. This makes a lower possible input voltage. The output voltage is set by:

$$
\begin{equation*}
\mathrm{v}_{\mathrm{o}}=\mathrm{v}_{\mathrm{N} 1}\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right), \tag{14}
\end{equation*}
$$

where $\mathrm{V}_{\mathrm{NI}}$ is the voltage at the error amplifier's non-inverting input.

Resistor R3 sets the current limit to:

$$
\begin{equation*}
\frac{200 \mathrm{mV}}{\mathrm{R} 3}=\frac{200 \mathrm{mV}}{0.15}=1.3 \mathrm{~A} . \tag{15}
\end{equation*}
$$

Figure 26 and Figure 27 show a PC board layout and stuffing diagram for the $5 \mathrm{~V}, 1 \mathrm{~A}$ regulator of Figure 25 . The regulator's performance is listed in Table 1.

*Mounted to Staver Heatsink No. V5-1.
Q1 $=$ BD344
Q2 $=$ 2N5023
L1 $=>40$ turns No. 22 wire on Ferroxcube No. K300502 Torroid core.
Figure 25. 5V, 1 Amp Step-Down Switching Regulator
Table 1.

| Parameter | Conditions | Typical Characteristics |
| :--- | :--- | :--- |
| Output Voltage | $\mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}, \mathrm{I}_{0}=1 \mathrm{~A}$ | 5 V |
| Switching Frequency | $\mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}, \mathrm{I}_{0}=1 \mathrm{~A}$ | 20 kHz |
| Short Circuit Current Limit | $\mathrm{V}_{\mathbb{I N}}=10 \mathrm{~V}$ | 1.3 A |
| Load Regulation | $\mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}$ <br> $\mathrm{I}_{\mathrm{O}}=0.2-1 \mathrm{~A}$ | 3 mV |
| Line Regulation | $\Delta \mathrm{V}_{\mathrm{IN}}=10-20 \mathrm{~V}$, <br> $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~A}$ | 6 mV |
| Efficiency | $\mathrm{V}_{\mathbb{I N}}=10 \mathrm{~V}, \mathrm{I}_{0}=1 \mathrm{~A}$ | $80 \%$ |
| Output Ripple | $\mathrm{V}_{\mathbb{I N}}=10 \mathrm{~V}, \mathrm{I}_{0}=1 \mathrm{~A}$ | $10 \mathrm{mVp}-\mathrm{p}$ |



Figure 26. 5V, 1 Amp Switching Regulator, Foil Side


Figure 27. Stuffing Diagram, Component Side

## The Step-Up Switching Regulator

Figure 28 shows the basic circuit for a step-up switching regulator. In this circuit Q1 is used as a switch to alternately apply $\mathrm{V}_{\mathbb{I N}}$ across inductor L1. During the time, $\mathrm{t}_{\mathrm{ON}}, \mathrm{Q} 1$ is ON and energy is drawn from $\mathrm{V}_{\mathbb{I N}}$ and stored in L1; D1 is reverse biased and $\mathrm{I}_{0}$ is supplied from the charge stored in $\mathrm{C}_{0}$. When Q1 opens, $\mathrm{t}_{\mathrm{ofF}}$, voltage V 1 will rise positively to the point where D1 turns ON. The output current is now supplied through L1, D1 to the load and any charge lost from $\mathrm{C}_{0}$ during $\mathrm{t}_{\mathrm{ON}}$ is replenished. Here also, as in the step-down regulator, the current through L1 has a DC component plus some $\Delta L_{L}$. $\Delta I_{L}$ is again selected to be approximately $40 \%$ of $I_{L}$. Figure 29 shows the inductor's current in relation to Q1's ON and OFF times.


Figure 28. Basic Step-Up Switching Regulator


Figure 29. Relation of Switch Timing to Inductor Current in Step-Up Regulator

$$
\begin{align*}
& \text { From } \Delta \mathrm{I}_{\mathrm{L}}=\frac{\mathrm{V}_{\mathrm{L}} \mathrm{~T}}{\mathrm{~L}}, \Delta \mathrm{I}_{\mathrm{L}}+\cong \frac{\mathrm{V}_{\mathrm{IN}^{t} \mathrm{ON}}}{\mathrm{~L}_{1}} \\
& \text { and } \Delta \mathrm{I}_{\mathrm{L}}^{-} \cong \frac{\left(\mathrm{V}_{0}-\mathrm{V}_{\mathrm{IN}}\right) \mathrm{t}_{\mathrm{OFF}}}{\mathrm{L1}} \tag{16}
\end{align*}
$$

Since $\Delta \mathrm{I}_{\mathrm{L}}+=\Delta \mathrm{I}_{\mathrm{L}}-, \mathrm{V}_{\text {IN }} \mathrm{t}_{\mathrm{ON}}=\mathrm{V}_{0} \mathrm{t}_{\text {OFF }}-\mathrm{V}_{\text {IN }} \mathrm{t}_{\text {OFF }}$,
and neglecting $\mathrm{V}_{\mathrm{SAT}}$ and $\mathrm{V}_{\mathrm{D} 1}$

$$
\begin{equation*}
\mathrm{V}_{0} \cong \mathrm{~V}_{\text {IN }}\left(1+\frac{\mathrm{t}_{\mathrm{ON}}}{\mathrm{t}_{\mathrm{OFF}}}\right) \tag{17}
\end{equation*}
$$

The above equation shows the relationship between $\mathrm{V}_{\mathbb{N}}, \mathrm{V}_{0}$ and duty cycle.
In calculating input current $\mathrm{I}_{\mathbb{N}(\mathrm{DC})}$, which equals the inductor's DC current, assume first $100 \%$ efficiency:

$$
\begin{gather*}
\mathrm{P}_{\mathrm{IN}}=\mathrm{I}_{\mathrm{IN}(\mathrm{DC})} \mathrm{V}_{\text {IN }} \\
\text { POUT }^{=} \mathrm{I}_{\mathrm{O}} \mathrm{~V}_{\mathrm{O}}=\mathrm{I}_{\mathrm{O}} \mathrm{~V}_{\mathbb{I N}}\left(1+\frac{\mathrm{t}_{\mathrm{ON}}}{\mathrm{t}_{\mathrm{OFF}}}\right) \tag{18}
\end{gather*}
$$

for $\eta=100 \%, P_{\text {OUT }}=P_{\text {IN }}$

$$
\begin{align*}
& \mathrm{I}_{0} \mathrm{~V}_{\text {IN }}\left(1+\frac{\mathrm{t}_{\mathrm{ON}}}{\text { toff }}\right)=\mathrm{I}_{\mathrm{IN}(\mathrm{DC})} \mathrm{V}_{\text {IN }} \\
& I_{I N(D C)}=I_{0}\left(1+\frac{\mathrm{t}_{\mathrm{ON}}}{\text { toFF }}\right) \tag{19}
\end{align*}
$$

This equation shows that the input, or inductor, current is larger than the output current by the factor ( $1+$ $\left.\mathrm{t}_{\mathrm{ON}} / \mathrm{t}_{\mathrm{OFF}}\right)$. Since this factor is the same as the relation between $\mathrm{V}_{0}$ and $\mathrm{V}_{\mathbb{I}}, \mathrm{I}_{\mathbb{N}(D C)}$ can also be expressed as:

$$
\begin{equation*}
I_{\text {IN(DC) }}=I_{0}\left(\frac{V_{0}}{V_{\text {IN }}}\right) \tag{20}
\end{equation*}
$$

So far it is assumed $\eta=100 \%$, where the actual efficiency or $\eta_{\text {max }}$ will be somewhat less due to the saturation voltage of Q1 and forward on voltage of D1. The internal power loss due to these voltages is the average $I_{L}$ current flowing, or $\mathrm{I}_{\mathbb{N}}$, through either $\mathrm{V}_{S A T}$ or $\mathrm{V}_{\mathrm{D} 1}$. For $\mathrm{V}_{S A T}=\mathrm{V}_{\mathrm{D} 1}=1 \mathrm{~V}$ this power loss becomes $\mathrm{I}_{\mathrm{IN}(\mathrm{DC})}(1 \mathrm{~V}) . \eta_{\mathrm{MAX}}$ is then:

$$
\begin{gather*}
\eta_{\text {MAX }}=\frac{P_{0}}{P_{\text {IN }}}=\frac{V_{0} \prime_{0}}{V_{0} I_{0}+I_{\text {IN }}(1 V)}=\frac{v_{0} I_{0}}{V_{0} I_{0}+I_{0}\left(1+\frac{t_{0 N}}{t_{\text {OFF }}}\right)} \\
\text { From } V_{0}=V_{\text {IN }}\left(1+\frac{t_{\text {ON }}}{t_{\text {OFF }}}\right) \\
\eta_{\max }=\frac{V_{\text {IN }}}{V_{\text {IN }}+1} \tag{22}
\end{gather*}
$$

This equation assumes only DC losses, however $\eta_{\text {max }}$ is further decreased because of the switching time of Q1 and D1.
In calculating the output capacitor $C_{0}$ it can be seen that $C_{0}$ supplies $I_{0}$ during ton. The voltage change on $C_{0}$ during this time will be some $\Delta \mathrm{V}_{\mathrm{c}}=\Delta \mathrm{V}_{0}$ or the output ripple of the regulator. Calculation of $\mathrm{C}_{0}$ is:

$$
\begin{gather*}
\Delta V_{0}=\frac{I_{0} t_{O N}}{C_{0}} \text { or } C_{0}=\frac{l_{0} t_{0 N}}{\Delta V_{0}} \\
\text { From } V_{0}=V_{\text {IN }}\left(\frac{T}{t_{\text {OFF }}}\right) ; \text { tofF }=\frac{V_{\text {IN }} T}{V_{0}} \\
\text { where } T=t_{\text {ON }}+t_{\text {OFF }}=\frac{1}{f} \\
\text { tON }=T-\frac{V_{\text {IN }}}{V_{0}} T=T\left(\frac{V_{0}-V_{\text {IN }}}{V_{0}}\right) \text { therefore: } \\
C_{0}=\frac{I_{0} T\left(\frac{V_{0}-V_{\text {IN }}}{V_{0}}\right)}{\Delta V_{0}}=\frac{I_{0}\left(V_{0}-V_{\text {IN }}\right.}{f \Delta V_{0} V_{0}} \tag{23}
\end{gather*}
$$

where: $\mathrm{C}_{0}$ is in farads, f is the switching frequency,
$\Delta V_{0}$ is the p-p output ripple
Calculation of inductor L1 is as follows:

$$
\begin{equation*}
\mathrm{L} 1=\frac{\mathrm{V}_{\mathrm{INt}} \mathrm{tON}}{\Delta \mathrm{~L}_{\mathrm{L}}^{+}}, \text {since during } \mathrm{t}_{\mathrm{ON}}, \tag{24}
\end{equation*}
$$

$\mathrm{V}_{\text {IN }}$ is applied across L1

$$
\begin{align*}
& \Delta I_{L p-p}=0.4 I_{L}=0.41 I_{I N}=0.4 \mathrm{I}_{0}\left(\frac{V_{0}}{V_{I N}}\right) \text {, therefore: } \\
& \mathrm{L} 1=\frac{\mathrm{V}_{\text {IN }} \mathrm{t}_{\mathrm{ON}}}{0.4 \mathrm{I}_{0}\left(\frac{\mathrm{~V}_{\mathrm{O}}}{\mathrm{~V}_{\text {IN }}}\right)} \text { and since } \mathrm{t}_{\mathrm{ON}}=\frac{\mathrm{T}\left(\mathrm{~V}_{\mathrm{O}}-\mathrm{V}_{\text {IN }}\right)}{\mathrm{V}_{\mathrm{O}}} \\
& \mathrm{~L} 1=\frac{2.5 \mathrm{~V}_{1 \mathrm{I}^{2}}\left(\mathrm{~V}_{0}-\mathrm{V}_{\mathrm{IN}}\right)}{\mathrm{f}_{\mathrm{o}} \mathrm{~V}_{\mathrm{o}}^{2}} \tag{25}
\end{align*}
$$

where: L 1 is in henrys, f is the switching frequency in Hz
To apply the above theory, a complete step-up switching regulator is shown in Figure 30 . Since $\mathrm{V}_{\mathrm{IN}}$ is 5 V , $\mathrm{V}_{\text {REF }}$ is tied to $\mathrm{V}_{\mathrm{IN}}$. The input voltage is divided by 2 to bias the error amplifier's inverting input. The output voltage is:

$$
\begin{equation*}
V_{\text {OUT }}=\left(1+\frac{R 2}{R 1}\right) \times V_{\text {INV }}=2.5 \times\left(1+\frac{R 2}{R 1}\right) \tag{26}
\end{equation*}
$$

The network D1, C1 forms a slow start circuit.

This holds the output of the error amplifier initially low thus reducing the duty-cycle to a minimum. Without the slow start circuit the inductor may saturate at turn-on because it has to supply high peak currents to charge the output capacitor from 0 V . It should also be noted that this circuit has no supply rejection. By adding a reference voltage at the non-inverting input to the error amplifier, see Figure 31, the input voltage variations are rejected.

The LM3524D can also be used in inductorless switching regulators. Figure 32 shows a polarity inverter which if connected to Figure 30 provides a -15V unregulated output.


L1 $=>25$ turns No. 24 wire on Ferroxcube No. K300502 Toroid core.
Figure 30. 15V, 0.5A Step-Up Switching Regulator


Figure 31. Replacing R3/R4 Divider in Figure 30 with Reference Circuit Improves Line Regulation


Figure 32. Polarity Inverter Provides Auxiliary -15V Unregulated Output from Circuit of Figure 30

## REVISION HISTORY

Page- Changed layout of National Data Sheet to TI format ..... 21

TEXAS
InsTruments

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM2524DN/NOPB | LIFEBUY | PDIP | NFG | 16 | 25 | RoHS \& Green | SN | Level-1-NA-UNLIM | -40 to 125 | LM2524DN |  |
| LM3524DM/NOPB | ACTIVE | SOIC | D | 16 | 48 | RoHS \& Green | SN | Level-1-260C-UNLIM | 0 to 125 | LM3524DM | Samples |
| LM3524DMX/NOPB | ACTIVE | soic | D | 16 | 2500 | RoHS \& Green | SN | Level-1-260C-UNLIM | 0 to 125 | LM3524DM | Samples |
| LM3524DN/NOPB | LIFEBUY | PDIP | NFG | 16 | 25 | RoHS \& Green | SN | Level-1-NA-UNLIM | 0 to 125 | LM3524DN |  |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine ( Cl ) and Bromine ( Br ) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000 \mathrm{ppm}$ threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

TeXAS

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM3524DMX/NOPB | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.3 | 8.0 | 16.0 | Q1 |

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM3524DMX/NOPB | SOIC | D | 16 | 2500 | 356.0 | 356.0 | 35.0 |

## TUBE



B - Alignment groove width
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W $(\mathbf{m m})$ | T $(\boldsymbol{\mu m})$ | B $(\mathbf{m m})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM2524DN/NOPB | NFG | PDIP | 16 | 25 | 502 | 14 | 11938 | 4.32 |
| LM3524DM/NOPB | D | SOIC | 16 | 48 | 495 | 8 | 4064 | 3.05 |
| LM3524DN/NOPB | NFG | PDIP | 16 | 25 | 502 | 14 | 11938 | 4.32 |

## NFG0016E



DIMENSIONS ARE IN INCHES
DIMENSIONS IN ( ) FOR REFERENCE ONLY


N16E (Rev G)

D (R-PDSO-G16)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $0.006(0,15)$ each side.
D Body width does not include interlead flash. Interlead flash shall not exceed $0.017(0,43)$ each side.
E. Reference JEDEC MS-012 variation AC.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated


[^0]:    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
    Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[^1]:    (1) Unless otherwise stated, these specifications apply for $T_{A}=T_{J}=25^{\circ} \mathrm{C}$. Boldface numbers apply over the rated temperature range: LM2524D is $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ and LM 3524 D is $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}$ and $\mathrm{f}_{\mathrm{OSC}}=20 \mathrm{kHz}$.
    (2) Tested limits are ensured and $100 \%$ tested in production.
    (3) Design limits are ensured (but not $100 \%$ production tested) over the indicated temperature and supply voltage range. These limits are not used to calculate outgoing quality level.
    (4) The value of a $C_{t}$ capacitor can vary with frequency. Careful selection of this capacitor must be made for high frequency operation. Polystyrene was used in this test. NPO ceramic or polypropylene can also be used.

